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Abstract
We present an n-bit Toffoli gate quantum circuit based on the
realization proposed by Barenco et al., where some of the Toffoli gates
in their construction are replaced with Peres gates. This results in a
significant cost reduction. Our main contribution is a quantum circuit
which simulates the (m+1)-bit Toffoli gate with 32m−96 elementary
quantum gates and one garbage bit which is passed unchanged. This
paper is a corrected and expanded version of [2].
1 Toffoli gate cost
Toffoli gates are important building blocks in reversible and quantum circuits.
In fact, a large number of reversible logic synthesis methods use n-bit Toffoli
gates (for example, [5, 3]). The n-bit Toffoli gates are mentioned in classical
quantum circuits books (such as [6]) as well as in journal publications [1].
The main reason for popularity of n-bit Toffoli gates over the other gates is
their completeness and relative simplicity in using them. The high demand
in n-bit Toffoli gate makes it important to have a low cost quantum circuit
for this gate.
Barenco et al. [1] considered all one qubit gates and all controlled-V
gates [6] to be elementary. The authors proposed a circuit for the (m+1)-bit
Toffoli gate with a cost of 48m− 116 basic operations plus one garbage bit.
Here are their two main results (slightly reformulated to fit the notations of
this paper).
Lemma 7.2. If number of bits in the circuit n ≥ 5 and m ∈ {3, ..., [n/2]},
then an (m+ 1)-bit Toffoli gate can be simulated by a network consisting of
4(m− 2) Toffoli gates.
Corollary 7.4. On an n-bit network (where n ≥ 7), an (n− 1)-bit Toffoli
gate can be simulated by 8(n − 5) Toffoli gates, as well as by 48n − 212(=
48(n− 2)− 116) basic operations.
1
V V V+
(i) (ii)
V +V+ Vx
x
x1
2
3 x
x
x1
2
3
Figure 1: Structure of the Peres gate and its inverse
Before we can describe our improved design, we have to introduce the
Peres gate. The Peres gate P (x1, x2, x3) [7, 8] is equivalent to the trans-
formation produced by a Toffoli gate TOF (x1, x2, x3) followed by a CNOT
gate TOF (x1, x2). A four elementary quantum transformations realization
of Peres gate is illustrated in Figure 1(i), where V = i+1
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and V+ is its
inverse. Denote the four gates used in the proposed construction as A,B,C
and D. Trivial analysis shows that the inverse Peres gate can be achieved by
a circuit D−1C−1B−1A−1 (Figure 1(ii)), consisting of the inverses of the gates
used for construction of Peres gate. From the point of view of Toffoli-CNOT
realization, the inverse Peres gate will act as a CNOT TOF (x1, x2) followed
by the Toffoli gate TOF (x1, x2, x3).
=
Figure 2: Circuit for (m+ 1)-bit Toffoli (illustrated for m = 5)
We suggest that in construction of Lemma 7.2 in [1] the Peres gate or
its inverse are used everywhere instead of the more expensive Toffoli gate.
This is illustrated in Figure 2, where each of the pairs Toffoli-CNOT and
CNOT-Toffoli is a Peres gate or its inverse.
To prove that such circuit realizes an (m+1)-bit Toffoli one can inspect it
or simply notice that a pair of identical CNOTs can be moved together using
the moving rule from [4] and thus, be canceled out. Therefore, this circuit
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becomes equivalent to the one proposed by Barenco et al. [1] which was
shown to simulate a Toffoli gate. With the Peres gates the network for (m+
1)-bit Toffoli gate will have a cost of 4∗(4m−10)+4∗2 = 16m−32 elementary
quantum operations plus (m − 2) garbage bits. Using our construction in
Corollary 7.4 of [1] one can achieve a cost of 32m−96 elementary operations
plus one garbage bit for (m + 1)-bit Toffoli gate construction for m ≥ 5,
which is better than the calculated in [1] 48m − 116 elementary operations
plus one garbage bit.
Further, we propose to use the Peres gate in all similar constructions (for
example, the circuit on page 184 of [6]) for a better quantum cost analysis.
2 Usefulness of the results
Barenco et al. [1] among other results provide the following Lemma (slightly
reformulated to fit the context of the presented paper).
Lemma 7.1. For any m ≥ 2, (m + 1)-bit Toffoli gate can be simulated
with 2m+1 − 3 controlled-V quantum operations.
Since for small numbers m 2m+1 − 3 can be less than 16m − 32 or
32m − 96 achieved here (and less than 4(m − 2)T , where T is the cost of
the original Toffoli gate), we would like to illustrate where the new results
improve the known ones. Table 1 summarizes usefulness and applicability of
the design that uses the Peres gate; symbol “∗” indicates when the result was
achieved using the proposed construction. It is interesting to notice that the
proposed construction which uses Peres gates in Lemma 7.2 of [1] first worked
to decrease quantum cost of size 6 Toffoli gate, even though the construction
is valid for smaller Toffoli gates. The first time formula 32m − 96 updated
the known cost estimates is for the size 10 Toffoli gate quantum cost.
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Toffoli gate size (m+ 1) Garbage Cost
1 0 1
2 0 1
3 0 5
4 0 13
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6 0 61
6 1 52
6 3 48*
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8 0 253
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10 0 1021
10 1 192*
10 7 112*
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